Sfoglia per Autore
Unimore Resistive Random Access Memory (RRAM) Verilog-A Model 1.0.0
2019 Puglisi, Francesco Maria; Zanotti, Tommaso; Pavan, Paolo
SIMPLY: Design of a RRAM-Based Smart Logic-in-Memory Architecture using RRAM Compact Model
2019 Puglisi, F. M.; Zanotti, T.; Pavan, P.
Circuit reliability of low-power rram-based logic-in-memory architectures
2019 Zanotti, T.; Puglisi, F. M.; Pavan, P.
METODO DI LETTURA PER CIRCUITI DEL TIPO LOGIC-IN-MEMORY E RELATIVA ARCHITETTURA CIRCUITALE
2019 Puglisi, Francesco Maria; Pavan, Paolo; Zanotti, Tommaso
Reconfigurable Smart In-Memory Computing Platform Supporting Logic and Binarized Neural Networks for Low-Power Edge Devices
2020 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Circuit Reliability Analysis of In-Memory Inference in Binarized Neural Networks
2020 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
Circuit Reliability Analysis of RRAM-based Logic-in-Memory Crossbar Architectures Including Line Parasitic Effects, Variability, and Random Telegraph Noise
2020 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations
2020 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
Reliability of Logic-in-Memory Circuits in Resistive Memory Arrays
2020 Zanotti, T.; Zambelli, C.; Puglisi, F. M.; Milo, V.; Perez, E.; Mahadevaiah, M. K.; Ossorio, O. G.; Wenger, C.; Pavan, P.; Olivo, P.; Ielmini, D.
Reliability-Aware Design Strategies for Stateful Logic-in-Memory Architectures
2020 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
Smart Logic-in-Memory Architecture for Low-Power non-von Neumann Computing
2020 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
Random Telegraph Noise in Metal-Oxide Memristors for True Random Number Generators: A Materials Study
2021 Li, X.; Zanotti, T.; Wang, T.; Zhu, K.; Puglisi, F. M.; Lanza, M.
Reliability and Performance Analysis of Logic-in-Memory Based Binarized Neural Networks
2021 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Advanced Data Encryption using 2D Materials
2021 Wen, Chao; Li, Xuehua; Zanotti, Tommaso; Puglisi, Francesco Maria; Shi, Yuanyuan; Saiz, Fernan; Antidormi, Aleandro; Roche, Stephan; Zheng, Wenwen; Liang, Xianhu; Hu, Jiaxin; Duhm, Steffen; Roldan, Juan B.; Wu, Tianru; Chen, Victoria; Pop, Eric; Garrido, Blas; Zhu, Kaichen; Hui, Fei; Lanza, Mario
Optimized Synthesis Method for Ultra-Low Power Multi-Input Material Implication Logic With Emerging Non-Volatile Memories
2021 Puglisi, F. M.; Zanotti, T.; Pavan, P.
Multi-Input Logic-in-Memory for Ultra-Low Power Non-Von Neumann Computing
2021 Zanotti, Tommaso; Pavan, Paolo; Puglisi, Francesco Maria
STT-MTJ Based Smart Implication for Energy-Efficient Logic-in-Memory Computing
2021 De Rose, Raffaele; Zanotti, Tommaso; Maria Puglisi, Francesco; Crupi, Felice; Pavan, Paolo; Lanuzza, Marco
Low-Bit Precision Neural Network Architecture with High Immunity to Variability and Random Telegraph Noise based on Resistive Memories
2021 Zanotti, Tommaso; Puglisi, Francesco Maria; Pavan, Paolo
Energy-efficient non-von neumann computing architecture supporting multiple computing paradigms for logic and binarized neural networks
2021 Zanotti, T.; Puglisi, F. M.; Pavan, P.
Performances and Trade-offs of Low-Bit Precision Neural Networks based on Resistive Memories
2021 Zanotti, T.; Pavan, P.; Puglisi, F. M.
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile