Circuit reliability of low-power rram-based logic-in-memory architectures