In this paper, we present a physically-based Monte-Carlo (MC) model reproducing the leakage current flowing across typical dielectric layers (SiO2, high-k) used in ULSI technologies. Simulations will be shown to predict accurately currents measured on MOSFETs, large area MOS capacitor, and tunnel oxides of Flash memories after electrical and radiation stresses. Statistical aspects related to leakage current and threshold voltage are reproduced correctly, allowing worst case corner prediction, necessary to assess dielectric damaging effects on logic circuits and non-volatile memory operation.

Dielectric Reliability for Future Logic and Non-Volatile Memory Applications: a Statistical Simulation Analysis Approach / Padovani, Andrea; Larcher, Luca; A., Chimenton; Pavan, Paolo; P., Olivo. - In: JOURNAL OF THE ELECTROCHEMICAL SOCIETY. - ISSN 0013-4651. - STAMPA. - 8:1(2007), pp. 237-242. ((Intervento presentato al convegno 2007 International Conference on SemiconductorTechnology for Ultra Large Scale Integrated Circuits and Thin Film Transistors, ULSIC vs. TFT tenutosi a Barga, ita nel 2007 [10.1149/1.2767314].

Dielectric Reliability for Future Logic and Non-Volatile Memory Applications: a Statistical Simulation Analysis Approach

PADOVANI, ANDREA;LARCHER, Luca;PAVAN, Paolo;
2007

Abstract

In this paper, we present a physically-based Monte-Carlo (MC) model reproducing the leakage current flowing across typical dielectric layers (SiO2, high-k) used in ULSI technologies. Simulations will be shown to predict accurately currents measured on MOSFETs, large area MOS capacitor, and tunnel oxides of Flash memories after electrical and radiation stresses. Statistical aspects related to leakage current and threshold voltage are reproduced correctly, allowing worst case corner prediction, necessary to assess dielectric damaging effects on logic circuits and non-volatile memory operation.
2007 International Conference on SemiconductorTechnology for Ultra Large Scale Integrated Circuits and Thin Film Transistors, ULSIC vs. TFT
Barga, ita
2007
8
237
242
Padovani, Andrea; Larcher, Luca; A., Chimenton; Pavan, Paolo; P., Olivo
Dielectric Reliability for Future Logic and Non-Volatile Memory Applications: a Statistical Simulation Analysis Approach / Padovani, Andrea; Larcher, Luca; A., Chimenton; Pavan, Paolo; P., Olivo. - In: JOURNAL OF THE ELECTROCHEMICAL SOCIETY. - ISSN 0013-4651. - STAMPA. - 8:1(2007), pp. 237-242. ((Intervento presentato al convegno 2007 International Conference on SemiconductorTechnology for Ultra Large Scale Integrated Circuits and Thin Film Transistors, ULSIC vs. TFT tenutosi a Barga, ita nel 2007 [10.1149/1.2767314].
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/584788
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact