A Comprehensive Gate and Drain Trapping/Detrapping Noise Model and Its Implications for Thin-Dielectric MOSFETs