High-mobility alternative channel materials to silicon are critical to the continued scaling of MOS devices. The analysis of capacitance-voltage (C-V) measurements on these new materials with high-k gate dielectrics is a critical technique to determine many important gate-stack parameters. While there are very useful C-V analysis tools available to the community, these tools are all limited in their applicability to alternative semiconductor channel MOS gate-stack analysis since they were developed for silicon. Here, we report on a new comprehensive C-V simulation and extraction tool, called CV Alternative Channel Extraction (ACE), that incorporates a wide range of semiconductors and dielectrics with the capability to implement customized gate stacks. Fermi-Dirac carrier statistics, nonparabolic bands, and quantum mechanical effects are all implemented with options to turn each of these off as the user desires. Interface state capacitance (Cit) is implemented using a common model for systems like Si and Ge. A more complex Cit model is also implemented for III-Vs that accurately captures frequency dispersion in accumulation that arises from tunneling. CV ACE enables extremely fast simulation and extraction and can accommodate measurements performed at variable temperatures and frequencies to allow for a more accurate extraction of interface state density (Dit).
Comprehensive Capacitance-Voltage Simulation and Extraction Tool Including Quantum Effects for High-k on SixGe1-x and InxGa1-xAs: Part I-Model Description and Validation / Anwar, Sarkar R. M.; Vandenberghe, William G.; Bersuker, Gennadi; Veksler, Dmitry; Verzellesi, Giovanni; Morassi, Luca; Galatage, Rohit V.; Jha, Sumit; Buie, Creighton; Barton, Adam T.; Vogel, Eric M.; Hinkle, Christopher L.. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 64:9(2017), pp. 3786-3793. [10.1109/TED.2017.2725645]