A Charge-Trapping Model for the Fast Component of Positive Bias Temperature Instability (PBTI) in High-k Gate-Stacks