Post breakdown (BD) reliability is an important area of study in ultra-thin gate dielectrics as it has significant implications on the performance degradation, lifetime, reliability margin and power dissipation of advanced sub-22 nm transistors and circuits. A prolonged phase of post-BD can ensure we can live with the circuit with moderate performance and error-free operation, even if the soft breakdown (SBD) events occur early. While analysis of post-BD is simple and straightforward for single layer SiO2 / SiON stacks, the number of possible scenarios of post-BD increases when analyzing high-κ – interfacial layer (HK-IL) based technology. This is because the sequence of BD (whether HK or IL fails first followed by the other one) and the competition between multiple SBD in one of these layers, dilative wear-out of a single SBD spot and the possibility of a successive localized BD above / below the HK/IL BD percolation spot (with or without metal filamentation) are all possible phenomena that can be classified as post-BD. The likelihood of occurrence of these various possibilities will determine the immunity of the stack to post-BD degradation. We will investigate each of these scenarios in detail in this work in order to provide a comprehensive assessment of post-BD reliability of state-of-the-art technology. Our analysis on a HK:IL = 25:12Ǻ stack supported by electrical, physical and modeling results provides clear evidence that circuit failure at operating conditions can only be due to multiple SBD events within the IL layer and that the HK is very robust and resilient to breakdown.

Post breakdown (BD) reliability is an important area of study in ultra-thin gate dielectrics as it has significant implications on the performance degradation, lifetime, reliability margin and power dissipation of advanced sub-22 nm transistors and circuits. A prolonged phase of post-BD can ensure we can live with the circuit with moderate performance and error-free operation, even if the soft breakdown (SBD) events occur early. While analysis of post-BD is simple and straightforward for single layer SiO2 / SiON stacks, the number of possible scenarios of post-BD increases when analyzing high-κ - interfacial layer (HK-IL) based technology. This is because the sequence of BD (whether HK or IL fails first followed by the other one) and the competition between multiple SBD in one of these layers, dilative wear-out of a single SBD spot and the possibility of a successive localized BD above / below the HK/IL BD percolation spot (with or without metal filamentation) are all possible phenomena that can be classified as post-BD. The likelihood of occurrence of these various possibilities will determine the immunity of the stack to post-BD degradation. We will investigate each of these scenarios in detail in this work in order to provide a comprehensive assessment of post-BD reliability of state-of-the-art technology. Our analysis on a HK:IL = 25:12Å stack supported by electrical, physical and modeling results provides clear evidence that circuit failure at operating conditions can only be due to multiple SBD events within the IL layer and that the HK is very robust and resilient to breakdown. © 2013 IEEE.

The "Buffering" Role of High-k in Post Breakdown Degradation Immunity of Advanced Dual Layer Dielectric Gate Stacks / N., Raghavan; Padovani, Andrea; X., Wu; K., Shubhakar; M., Bosman; Larcher, Luca; K. L., Pey. - ELETTRONICO. - (2013), pp. 5A.3.1-5A.3.8. (Intervento presentato al convegno 2013 IEEE International Reliability Physics Symposium, IRPS 2013 tenutosi a Monterey, CA, USA nel 14-18 Aprile 2013) [10.1109/IRPS.2013.6532020].

The "Buffering" Role of High-k in Post Breakdown Degradation Immunity of Advanced Dual Layer Dielectric Gate Stacks

PADOVANI, ANDREA;LARCHER, Luca;
2013

Abstract

Post breakdown (BD) reliability is an important area of study in ultra-thin gate dielectrics as it has significant implications on the performance degradation, lifetime, reliability margin and power dissipation of advanced sub-22 nm transistors and circuits. A prolonged phase of post-BD can ensure we can live with the circuit with moderate performance and error-free operation, even if the soft breakdown (SBD) events occur early. While analysis of post-BD is simple and straightforward for single layer SiO2 / SiON stacks, the number of possible scenarios of post-BD increases when analyzing high-κ - interfacial layer (HK-IL) based technology. This is because the sequence of BD (whether HK or IL fails first followed by the other one) and the competition between multiple SBD in one of these layers, dilative wear-out of a single SBD spot and the possibility of a successive localized BD above / below the HK/IL BD percolation spot (with or without metal filamentation) are all possible phenomena that can be classified as post-BD. The likelihood of occurrence of these various possibilities will determine the immunity of the stack to post-BD degradation. We will investigate each of these scenarios in detail in this work in order to provide a comprehensive assessment of post-BD reliability of state-of-the-art technology. Our analysis on a HK:IL = 25:12Å stack supported by electrical, physical and modeling results provides clear evidence that circuit failure at operating conditions can only be due to multiple SBD events within the IL layer and that the HK is very robust and resilient to breakdown. © 2013 IEEE.
2013
2013 IEEE International Reliability Physics Symposium, IRPS 2013
Monterey, CA, USA
14-18 Aprile 2013
5A.3.1
5A.3.8
N., Raghavan; Padovani, Andrea; X., Wu; K., Shubhakar; M., Bosman; Larcher, Luca; K. L., Pey
The "Buffering" Role of High-k in Post Breakdown Degradation Immunity of Advanced Dual Layer Dielectric Gate Stacks / N., Raghavan; Padovani, Andrea; X., Wu; K., Shubhakar; M., Bosman; Larcher, Luca; K. L., Pey. - ELETTRONICO. - (2013), pp. 5A.3.1-5A.3.8. (Intervento presentato al convegno 2013 IEEE International Reliability Physics Symposium, IRPS 2013 tenutosi a Monterey, CA, USA nel 14-18 Aprile 2013) [10.1109/IRPS.2013.6532020].
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/924090
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 11
  • ???jsp.display-item.citation.isi??? 1
social impact