Effects of ESD protections on latch-up sensitivity of CMOS 4-stripe structures