Endurance degradation is a limitation for implementing futurescaled flash memory devices. This degradation is mainly attributableto Si/SiO2 interface traps generated during program/erase (P/E) stress rather than fixed charges in the bulk oxide. In this work, we use Gm (transconductance) to monitor the interface degradation. Wereport that interface defect generation is highest during erase operation. In addition to the interface, hole & electron tunnelingprobability seem crucial to degradation during erase. Fluorine incorporation in tunnel stack is found to reduce Gm degradationsuggesting improved interface.

Understanding endurance degradation in Flash memory through transconductance measurement / S., Verma; G., Bersuker; D. C., Gilmer; Padovani, Andrea; H., Park; A., Nainani; J., Huang; K., Parat; P. D., Kirsch; Larcher, Luca; H. H., Tseng; K. C. Saraswat R., Jammy. - STAMPA. - (2009), pp. 1-2. (Intervento presentato al convegno 6th International Symposium on Advanced Gate Stack Technology tenutosi a San Francisco, California, USA nel August 23-26, 2009).

Understanding endurance degradation in Flash memory through transconductance measurement

PADOVANI, ANDREA;LARCHER, Luca;
2009

Abstract

Endurance degradation is a limitation for implementing futurescaled flash memory devices. This degradation is mainly attributableto Si/SiO2 interface traps generated during program/erase (P/E) stress rather than fixed charges in the bulk oxide. In this work, we use Gm (transconductance) to monitor the interface degradation. Wereport that interface defect generation is highest during erase operation. In addition to the interface, hole & electron tunnelingprobability seem crucial to degradation during erase. Fluorine incorporation in tunnel stack is found to reduce Gm degradationsuggesting improved interface.
2009
6th International Symposium on Advanced Gate Stack Technology
San Francisco, California, USA
August 23-26, 2009
1
2
S., Verma; G., Bersuker; D. C., Gilmer; Padovani, Andrea; H., Park; A., Nainani; J., Huang; K., Parat; P. D., Kirsch; Larcher, Luca; H. H., Tseng; K. C. Saraswat R., Jammy
Understanding endurance degradation in Flash memory through transconductance measurement / S., Verma; G., Bersuker; D. C., Gilmer; Padovani, Andrea; H., Park; A., Nainani; J., Huang; K., Parat; P. D., Kirsch; Larcher, Luca; H. H., Tseng; K. C. Saraswat R., Jammy. - STAMPA. - (2009), pp. 1-2. (Intervento presentato al convegno 6th International Symposium on Advanced Gate Stack Technology tenutosi a San Francisco, California, USA nel August 23-26, 2009).
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/655653
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact