A SEM based system for a complete characterisation of latch-up in CMOS integrated circuits