This paper presents a novel flash memory cell based on localized charge trapping in a dielectric layer and on a new read operation. It is based on the storage of a nominal similar to 400 electrons above a n(+)/p junction. Programming is performed by channel hot electron injection and erase by tunneling enhanced hot hole injection, The new read methodology is very sensitive to the location of trapped charge above the source, This single device cell has a two physical bit storage capability, The cell shows improved erase performances, no over erase and erratic bit issues, very good retention at 250 degreesC, and endurance up to 1M cycles. Only four masks are added to a standard CMOS process to implement a virtual ground array. In a typical 0.35 mum process, the area of a bit is 0.315 mum(2) and 0.188 mum(2) in 0.25 mum technology. All these features and the small cell size compared to any other flash cell make this device a very attractive solution for all NVM applications.

NROM: A novel localized trapping, 2-bit nonvolatile memory cell / B., Eitan; Pavan, Paolo; I., Bloom; E., Aloni; A., Frommer; D., Finzi. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - STAMPA. - 21(2000), pp. 543-545.

NROM: A novel localized trapping, 2-bit nonvolatile memory cell

PAVAN, Paolo;
2000

Abstract

This paper presents a novel flash memory cell based on localized charge trapping in a dielectric layer and on a new read operation. It is based on the storage of a nominal similar to 400 electrons above a n(+)/p junction. Programming is performed by channel hot electron injection and erase by tunneling enhanced hot hole injection, The new read methodology is very sensitive to the location of trapped charge above the source, This single device cell has a two physical bit storage capability, The cell shows improved erase performances, no over erase and erratic bit issues, very good retention at 250 degreesC, and endurance up to 1M cycles. Only four masks are added to a standard CMOS process to implement a virtual ground array. In a typical 0.35 mum process, the area of a bit is 0.315 mum(2) and 0.188 mum(2) in 0.25 mum technology. All these features and the small cell size compared to any other flash cell make this device a very attractive solution for all NVM applications.
21
543
545
NROM: A novel localized trapping, 2-bit nonvolatile memory cell / B., Eitan; Pavan, Paolo; I., Bloom; E., Aloni; A., Frommer; D., Finzi. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - STAMPA. - 21(2000), pp. 543-545.
B., Eitan; Pavan, Paolo; I., Bloom; E., Aloni; A., Frommer; D., Finzi
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11380/304381
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 529
  • ???jsp.display-item.citation.isi??? 480
social impact