Today’s systems-on-chip (SoCs) more and more conform to the models envisioned by the Heterogeneous System Architecture (HSA) foundation in which massively parallel, programmable many-core accelerators (PMCAs) not only cooperate but also coherently share memory with a powerful, multi-core host processor. Allowing direct access to system memory from both sides greatly simplifies application development, but it increases the potential interference to the memory system due to the PMCA. In this work, we evaluate the impact of a PMCA’s memory traffic on the host performance using the Xilinx Zynq-7000 SoC. This platform features a dual-core ARM Cortex-A9 CPU, as well as a field-programmable gate array (FPGA), which we use to model a PMCA. Synthetic workload, real benchmarks from the MiBench and ALPBench suites, and collaborative workloads all show that the interference generated by the PMCA can significantly reduce the memory bandwidth seen by the host (on average up to 25% for host applications).

An Evaluation of Memory Sharing Performance for Heterogeneous Embedded SoCs with Many-Core Accelerators / Vogel, Pirmin; Marongiu, Andrea; Benini, Luca. - STAMPA. - 08-:(2015), pp. 1-9. (Intervento presentato al convegno 2nd International Workshop on Code Optimisation for Multi and Many Cores, COSMIC 2015 tenutosi a San Francisco Bay Area, CA nel February 8, 2015) [10.1145/2723772.2723775].

An Evaluation of Memory Sharing Performance for Heterogeneous Embedded SoCs with Many-Core Accelerators

Marongiu Andrea;
2015

Abstract

Today’s systems-on-chip (SoCs) more and more conform to the models envisioned by the Heterogeneous System Architecture (HSA) foundation in which massively parallel, programmable many-core accelerators (PMCAs) not only cooperate but also coherently share memory with a powerful, multi-core host processor. Allowing direct access to system memory from both sides greatly simplifies application development, but it increases the potential interference to the memory system due to the PMCA. In this work, we evaluate the impact of a PMCA’s memory traffic on the host performance using the Xilinx Zynq-7000 SoC. This platform features a dual-core ARM Cortex-A9 CPU, as well as a field-programmable gate array (FPGA), which we use to model a PMCA. Synthetic workload, real benchmarks from the MiBench and ALPBench suites, and collaborative workloads all show that the interference generated by the PMCA can significantly reduce the memory bandwidth seen by the host (on average up to 25% for host applications).
2015
2nd International Workshop on Code Optimisation for Multi and Many Cores, COSMIC 2015
San Francisco Bay Area, CA
February 8, 2015
08-
1
9
Vogel, Pirmin; Marongiu, Andrea; Benini, Luca
An Evaluation of Memory Sharing Performance for Heterogeneous Embedded SoCs with Many-Core Accelerators / Vogel, Pirmin; Marongiu, Andrea; Benini, Luca. - STAMPA. - 08-:(2015), pp. 1-9. (Intervento presentato al convegno 2nd International Workshop on Code Optimisation for Multi and Many Cores, COSMIC 2015 tenutosi a San Francisco Bay Area, CA nel February 8, 2015) [10.1145/2723772.2723775].
File in questo prodotto:
File Dimensione Formato  
An Evaluation of Memory Sharing Performance for Heterogeneous Embedded SoCs with Many-Core Accelerators.pdf

Accesso riservato

Dimensione 783.86 kB
Formato Adobe PDF
783.86 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1171913
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 3
  • ???jsp.display-item.citation.isi??? ND
social impact