Inverters based on uniaxially tensile strained Si (sSi) nanowire (NW) tunneling field-effect transistors (TFETs) are fabricated. Tilted dopant implantation using the gate as a shadow mask allows self-aligned formation of p-i-n TFETs. The steep junctions formed by dopant segregation at low temperatures improve the band-to-band tunneling, resulting in higher oncurrents of n- and p-TFETs of >10 μA/μm at VDS = 0.5 V. The subthreshold slope for n-channel TFETs reaches a minimum value of 30 mV/dec, and is <60 mV/dec over one order of magnitude of drain current. The first sSi NW complementary TFET inverters show sharp transitions and fairly high static gain even at very low VDD = 0.2 V. The first transient response analysis of the inverters shows clear output voltage overshoots and a fall time of 2 ns at VDD = 1.0 V.

Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors / Knoll, L; Zhao Q., J; Nichau, A; Trellenkamp, S; Richter, S; Schäfer, A; Esseni, David; Selmi, Luca; Bourdelle K., K; Mantl, S.. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - STAMPA. - 34:6(2013), pp. 813-815. [10.1109/LED.2013.2258652]

Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors

SELMI, Luca;
2013

Abstract

Inverters based on uniaxially tensile strained Si (sSi) nanowire (NW) tunneling field-effect transistors (TFETs) are fabricated. Tilted dopant implantation using the gate as a shadow mask allows self-aligned formation of p-i-n TFETs. The steep junctions formed by dopant segregation at low temperatures improve the band-to-band tunneling, resulting in higher oncurrents of n- and p-TFETs of >10 μA/μm at VDS = 0.5 V. The subthreshold slope for n-channel TFETs reaches a minimum value of 30 mV/dec, and is <60 mV/dec over one order of magnitude of drain current. The first sSi NW complementary TFET inverters show sharp transitions and fairly high static gain even at very low VDD = 0.2 V. The first transient response analysis of the inverters shows clear output voltage overshoots and a fall time of 2 ns at VDD = 1.0 V.
2013
34
6
813
815
Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors / Knoll, L; Zhao Q., J; Nichau, A; Trellenkamp, S; Richter, S; Schäfer, A; Esseni, David; Selmi, Luca; Bourdelle K., K; Mantl, S.. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - STAMPA. - 34:6(2013), pp. 813-815. [10.1109/LED.2013.2258652]
Knoll, L; Zhao Q., J; Nichau, A; Trellenkamp, S; Richter, S; Schäfer, A; Esseni, David; Selmi, Luca; Bourdelle K., K; Mantl, S.
File in questo prodotto:
File Dimensione Formato  
EDL-Zhao-FinalPublished.pdf

Accesso riservato

Dimensione 847.52 kB
Formato Adobe PDF
847.52 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
EDL-Zhao-FinalPublished.pdf

Accesso riservato

Dimensione 847.52 kB
Formato Adobe PDF
847.52 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1163414
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 183
  • ???jsp.display-item.citation.isi??? 154
social impact