A general statistical model to describe the generation of statistically independent defects in gate dielectrics is presented. In this first paper, the general model, suitable for different types of defects, is developed to describe the stress-induced oxide traps and the statistical properties of the trap-assisted tunneling current (TAT). With our model, it is possible to study the stress-induced leakage current statistics on large Flash memory arrays, to extract information about the number of generated defects, and to reconstruct the probability density distribution (PDD) of the gate current due to the single trap. We validated the statistical model by means of a Monte Carlo simulator developed to describe the oxide trap generation and the TAT statistics in large Flash memory arrays. In Part II, we applied the statistical model to experimental data measured on Flash memory arrays and we verified the possibility of studying, with our model, the trap generation dynamics and the PDD of the gate current produced by the single oxide defect.

Experimental Characterization of Statistically Independent Defects in Gate Dielectrics - Part I: Description and Validation of the Model / Driussi, Francesco; F., Widdershoven; Esseni, David; Selmi, Luca; M., VAN DUUREN. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 52:5(2005), pp. 942-948. [10.1109/TED.2005.846349]

Experimental Characterization of Statistically Independent Defects in Gate Dielectrics - Part I: Description and Validation of the Model

SELMI, Luca;
2005

Abstract

A general statistical model to describe the generation of statistically independent defects in gate dielectrics is presented. In this first paper, the general model, suitable for different types of defects, is developed to describe the stress-induced oxide traps and the statistical properties of the trap-assisted tunneling current (TAT). With our model, it is possible to study the stress-induced leakage current statistics on large Flash memory arrays, to extract information about the number of generated defects, and to reconstruct the probability density distribution (PDD) of the gate current due to the single trap. We validated the statistical model by means of a Monte Carlo simulator developed to describe the oxide trap generation and the TAT statistics in large Flash memory arrays. In Part II, we applied the statistical model to experimental data measured on Flash memory arrays and we verified the possibility of studying, with our model, the trap generation dynamics and the PDD of the gate current produced by the single oxide defect.
2005
52
5
942
948
Experimental Characterization of Statistically Independent Defects in Gate Dielectrics - Part I: Description and Validation of the Model / Driussi, Francesco; F., Widdershoven; Esseni, David; Selmi, Luca; M., VAN DUUREN. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 52:5(2005), pp. 942-948. [10.1109/TED.2005.846349]
Driussi, Francesco; F., Widdershoven; Esseni, David; Selmi, Luca; M., VAN DUUREN
File in questo prodotto:
File Dimensione Formato  
2005_05_IEEE_Driussi_ExperimentalCharacterizationPartI.pdf

Accesso riservato

Dimensione 460.27 kB
Formato Adobe PDF
460.27 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1163202
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 9
  • ???jsp.display-item.citation.isi??? 6
social impact