On the Passivation of Interface States in SONOS Test Structures: Impact of Device Layout and Annealing Process