Effect of the choice of the tunnelling path on semi-classical numerical simulations of TFET devices