This paper presents SiGe nanowire tunneling field effect transistors (TFETs) cointegrated with MOSFETs. The process is detailed, and the differences between TFET injection (Band-to-Band Tunneling or BTBT) and MOSFET thermionic injection are outlined. The fabricated TFETs exhibit record ON-current performances at room temperature, three times higher than previous state of the art. Low-temperature measurements are conducted to clarify the device physics. It is shown that subthreshold slope degradation is a result of trap assisted tunneling; careful control of the defect-inducing process steps could lead to slopes lower than 60mV/dec at room temperature, without degradation of ON-state current.

High Performance SiGe Nanowire Tunnel FETs: Low Temperature Characterization for Device Process Optimization / A., Villalon; Revelant, Alberto; C., Le Royer; P., Nguyen; Selmi, Luca; S., Cristoloveanu. - STAMPA. - (2014). (Intervento presentato al convegno 11th International Workshop On Low Temperatures Electronics (WOLTE) tenutosi a Grenoble, France nel 7-9 Luglio 2014).

High Performance SiGe Nanowire Tunnel FETs: Low Temperature Characterization for Device Process Optimization

SELMI, Luca;
2014

Abstract

This paper presents SiGe nanowire tunneling field effect transistors (TFETs) cointegrated with MOSFETs. The process is detailed, and the differences between TFET injection (Band-to-Band Tunneling or BTBT) and MOSFET thermionic injection are outlined. The fabricated TFETs exhibit record ON-current performances at room temperature, three times higher than previous state of the art. Low-temperature measurements are conducted to clarify the device physics. It is shown that subthreshold slope degradation is a result of trap assisted tunneling; careful control of the defect-inducing process steps could lead to slopes lower than 60mV/dec at room temperature, without degradation of ON-state current.
2014
11th International Workshop On Low Temperatures Electronics (WOLTE)
Grenoble, France
7-9 Luglio 2014
A., Villalon; Revelant, Alberto; C., Le Royer; P., Nguyen; Selmi, Luca; S., Cristoloveanu
High Performance SiGe Nanowire Tunnel FETs: Low Temperature Characterization for Device Process Optimization / A., Villalon; Revelant, Alberto; C., Le Royer; P., Nguyen; Selmi, Luca; S., Cristoloveanu. - STAMPA. - (2014). (Intervento presentato al convegno 11th International Workshop On Low Temperatures Electronics (WOLTE) tenutosi a Grenoble, France nel 7-9 Luglio 2014).
File in questo prodotto:
File Dimensione Formato  
Villalon_WOLTE2014_sub.pdf

Accesso riservato

Dimensione 790.24 kB
Formato Adobe PDF
790.24 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1163147
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact