Modeling, design and characterization of a new Low Jitter analog Dual Tuning LC-VCO PLL Architecture