We investigate the operation and performance of planar SiGe/Si and n0.53Ga0.47As/In0.7Ga0.3As/In0.53Ga0.47As hetero-junction Semiconductor on Insulator (ScOI) Tunnel FET (TFET) devices. The alignment between the hetero-junction, the gate edge and the source junction is systematically shifted to search for the highest ON-current and the lowest Subthreshold Swing (SS). A slight positive misalignment between the heterojunction and the metallurgical junction is beneficial to improve ION but for the considered devices the ON-current at VDD=0.5V and IOFF=1pA/m hardly exceeds 1A/m. Furthers reduction of the band gap by lattice strain appears mandatory to exceed this limit in the explored material systems.

On the Optimization of SiGe and III-V Compound Hetero-Junction Tunnel FET Devices / Revelant, Alberto; Palestri, Pierpaolo; Osgnach, Patrik; Lizzit, Daniel; Selmi, Luca. - STAMPA. - (2013), pp. 49-52. (Intervento presentato al convegno 43rd European Solid-State Device Research Conference, ESSDERC 2013 tenutosi a Bucharest, rou nel September 2013) [10.1109/ESSDERC.2013.6818816].

On the Optimization of SiGe and III-V Compound Hetero-Junction Tunnel FET Devices

PALESTRI, Pierpaolo;SELMI, Luca
2013

Abstract

We investigate the operation and performance of planar SiGe/Si and n0.53Ga0.47As/In0.7Ga0.3As/In0.53Ga0.47As hetero-junction Semiconductor on Insulator (ScOI) Tunnel FET (TFET) devices. The alignment between the hetero-junction, the gate edge and the source junction is systematically shifted to search for the highest ON-current and the lowest Subthreshold Swing (SS). A slight positive misalignment between the heterojunction and the metallurgical junction is beneficial to improve ION but for the considered devices the ON-current at VDD=0.5V and IOFF=1pA/m hardly exceeds 1A/m. Furthers reduction of the band gap by lattice strain appears mandatory to exceed this limit in the explored material systems.
2013
43rd European Solid-State Device Research Conference, ESSDERC 2013
Bucharest, rou
September 2013
49
52
Revelant, Alberto; Palestri, Pierpaolo; Osgnach, Patrik; Lizzit, Daniel; Selmi, Luca
On the Optimization of SiGe and III-V Compound Hetero-Junction Tunnel FET Devices / Revelant, Alberto; Palestri, Pierpaolo; Osgnach, Patrik; Lizzit, Daniel; Selmi, Luca. - STAMPA. - (2013), pp. 49-52. (Intervento presentato al convegno 43rd European Solid-State Device Research Conference, ESSDERC 2013 tenutosi a Bucharest, rou nel September 2013) [10.1109/ESSDERC.2013.6818816].
File in questo prodotto:
File Dimensione Formato  
ESSDERC 2013 Revelant.pdf

Accesso riservato

Dimensione 371.76 kB
Formato Adobe PDF
371.76 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1163053
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 2
social impact