On the Optimization of SiGe and III-V Compound Hetero-Junction Tunnel FET Devices