In this work, the effect of digital CMOS technology down scaling on the performances of MOS Current Mode Logic frequency dividers is addressed. A fast and effective methodology to design the dividers is presented. The insight given by the methodology is then exploited to study the down scaling of MCML dividers by considering two CMOS technologies representative of the 130nm and 90nm technology nodes. The model provides quantitatively accurate predictions of the advantages of scaling on current consumption and maximum frequency of operation.

A Model to Understand Current Consumption, Maximum Operating Frequency And Scaling Trends Of MCML Frequency Dividers / Nonis, Roberto; Palumbo, Enzo; Palestri, Pierpaolo; Selmi, Luca. - (2006), pp. 329-332. (Intervento presentato al convegno PRIME 2006: 2nd Conference on Ph.D. Research in MicroElectronics and Electronics tenutosi a Otranto, Italy nel 12-15 Giugno 2006) [10.1109/RME.2006.1689963].

A Model to Understand Current Consumption, Maximum Operating Frequency And Scaling Trends Of MCML Frequency Dividers

PALESTRI, Pierpaolo;SELMI, Luca
2006

Abstract

In this work, the effect of digital CMOS technology down scaling on the performances of MOS Current Mode Logic frequency dividers is addressed. A fast and effective methodology to design the dividers is presented. The insight given by the methodology is then exploited to study the down scaling of MCML dividers by considering two CMOS technologies representative of the 130nm and 90nm technology nodes. The model provides quantitatively accurate predictions of the advantages of scaling on current consumption and maximum frequency of operation.
2006
PRIME 2006: 2nd Conference on Ph.D. Research in MicroElectronics and Electronics
Otranto, Italy
12-15 Giugno 2006
329
332
Nonis, Roberto; Palumbo, Enzo; Palestri, Pierpaolo; Selmi, Luca
A Model to Understand Current Consumption, Maximum Operating Frequency And Scaling Trends Of MCML Frequency Dividers / Nonis, Roberto; Palumbo, Enzo; Palestri, Pierpaolo; Selmi, Luca. - (2006), pp. 329-332. (Intervento presentato al convegno PRIME 2006: 2nd Conference on Ph.D. Research in MicroElectronics and Electronics tenutosi a Otranto, Italy nel 12-15 Giugno 2006) [10.1109/RME.2006.1689963].
File in questo prodotto:
File Dimensione Formato  
2006_06_PRIME_Nonis_A model to understand.pdf

Accesso riservato

Dimensione 387.83 kB
Formato Adobe PDF
387.83 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1163027
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact