Modeling, Design and Characterization of a new low Jitter Analog Dual Tuning LC-VCO PLL Architecture