An improved procedure to test CMOS ICs for Latch-up