Hysteresis cycle in the Latch-up characteristic of wide CMOS structures