We describe an approach to modelling of power GaN HEMTs, aimed at full sys-tem optimization through concurrent simulation of device, package, and applica-tion. We believe this “virtual prototyping” approach is an effective means to link fundamental understanding of the device properties to circuit- and system-level performance. Results are specifically presented from detailed simulations and comparison with experiments for both normally-on insulated-gate GaN HEMTs and normally-off pGaN devices in real switching applications.
Modelling of GaN HEMTs: From Device-Level Simulation to Virtual Prototyping / Curatola, Gilberto; Verzellesi, Giovanni. - (2017), pp. 165-196. [10.1007/978-3-319-43199-4_8]
Modelling of GaN HEMTs: From Device-Level Simulation to Virtual Prototyping
VERZELLESI, Giovanni
2017
Abstract
We describe an approach to modelling of power GaN HEMTs, aimed at full sys-tem optimization through concurrent simulation of device, package, and applica-tion. We believe this “virtual prototyping” approach is an effective means to link fundamental understanding of the device properties to circuit- and system-level performance. Results are specifically presented from detailed simulations and comparison with experiments for both normally-on insulated-gate GaN HEMTs and normally-off pGaN devices in real switching applications.
Pubblicazioni consigliate
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris
