The design of CMOS power amplifiers (PA) is still a challenging issue. Efficiency is one of the key requirements, but it is usually obtained at the expense of large device stress. The latter can be reduced by introducing a cascode solution, which features an efficiency penalty due to dissipative mechanisms associated with MOS capacitive parasitics, overlooked up to date. A class-E PA is proposed which allows simultaneously high efficiency and reduced stress by means of an integrated inductor tuning out the parasitic. Prototypes, realized in a 0.13 μm CMOS technology, demonstrate 67% PAE while delivering 23 dBm peak power at 1.7 GHz. PAE is still above 60% within the range 1.4-2 GHz.

A 1.4GHz – 2GHz Wideband CMOS Class-E Power Amplifier Delivering 22dBm peak with 67% PAE / Mazzanti, Andrea; Larcher, Luca; Brama, Riccardo; F., Svelto. - STAMPA. - (2005), pp. 425-428. ((Intervento presentato al convegno IEEE Radio Frequency Integrated Circuits (RFIC) Symposium tenutosi a LONG BEACH nel Giugno 2005 [10.1109/RFIC.2005.1489832].

I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Powered by IRIS-about IRIS-Utilizzo dei cookie

 Copyright © 2022