Reference frequency generation in wide-band CMOS receivers is usually power and area hungry. In this paper, a demodulator is reconfigured between fundamental and sub-harmonic operation modes, requiring a reference covering less than 1/3 the RF bandwidth. The realized chip, tailored to UWB groups 1,3,4, includes a 4 phase ring oscillator injection locked by LC PLLs, and quadrature mixers followed by trans-impedance amplifiers. The synthesizer consumes 43mW only.
A Reconfigurable Demodulator with 3-to-5GHz Agile Synthesizer for 9-Band WiMedia UWB in 65nm CMOS / Mazzanti, A.; Vahidfar, M. B.; Sosio, M.; Francesco, S.. - STAMPA. - 52:(2009), pp. 412-414. (Intervento presentato al convegno 2009 IEEE International Solid-State Circuits Conference ISSCC 2009 tenutosi a San Francisco, CA, usa nel February 2009) [10.1109/ISSCC.2009.4977483].
A Reconfigurable Demodulator with 3-to-5GHz Agile Synthesizer for 9-Band WiMedia UWB in 65nm CMOS
2009
Abstract
Reference frequency generation in wide-band CMOS receivers is usually power and area hungry. In this paper, a demodulator is reconfigured between fundamental and sub-harmonic operation modes, requiring a reference covering less than 1/3 the RF bandwidth. The realized chip, tailored to UWB groups 1,3,4, includes a 4 phase ring oscillator injection locked by LC PLLs, and quadrature mixers followed by trans-impedance amplifiers. The synthesizer consumes 43mW only.
Pubblicazioni consigliate
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris
