An accurate and efficient simulation methodology for Si(1-x)Ge(x) HBTs is presented. A two-dimensional (2-D) drift-diffusion solver is employed for dc and ac characteristics, and one-dimensional (1-D) full-band Monte Carlo for transport in the base-collector high-electric-field region. Extrinsic parasitics are introduced as lumped circuit elements whose values are obtained from measurements and layout considerations. This approach not only reduces the computational cost of the simulation, but it also helps to differentiate the relevance of the intrinsic and extrinsic device parameters. We discuss the calibration of the simulation on a 0.25 mum process and use a 1-D regional analysis in the quasi-static approximation to identify the major source of delay. Results of the delay analysis were used to improve device performance for the 0.16 mum technology node.

A Drift-Diffusion/Monte Carlo Simulation Methodology for SiGe HBT Design / Palestri, Pierpaolo; Mastrapasqua, M.; Pacelli, A.; King, C. A.. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 49:7(2002), pp. 1242-1249. [10.1109/TED.2002.1013282]

A Drift-Diffusion/Monte Carlo Simulation Methodology for SiGe HBT Design

PALESTRI, Pierpaolo;
2002

Abstract

An accurate and efficient simulation methodology for Si(1-x)Ge(x) HBTs is presented. A two-dimensional (2-D) drift-diffusion solver is employed for dc and ac characteristics, and one-dimensional (1-D) full-band Monte Carlo for transport in the base-collector high-electric-field region. Extrinsic parasitics are introduced as lumped circuit elements whose values are obtained from measurements and layout considerations. This approach not only reduces the computational cost of the simulation, but it also helps to differentiate the relevance of the intrinsic and extrinsic device parameters. We discuss the calibration of the simulation on a 0.25 mum process and use a 1-D regional analysis in the quasi-static approximation to identify the major source of delay. Results of the delay analysis were used to improve device performance for the 0.16 mum technology node.
2002
49
7
1242
1249
A Drift-Diffusion/Monte Carlo Simulation Methodology for SiGe HBT Design / Palestri, Pierpaolo; Mastrapasqua, M.; Pacelli, A.; King, C. A.. - In: IEEE TRANSACTIONS ON ELECTRON DEVICES. - ISSN 0018-9383. - 49:7(2002), pp. 1242-1249. [10.1109/TED.2002.1013282]
Palestri, Pierpaolo; Mastrapasqua, M.; Pacelli, A.; King, C. A.
File in questo prodotto:
File Dimensione Formato  
2002_07_IEEE_Palestri_DriftDiffusionMonteCarlo.pdf

Accesso riservato

Dimensione 297.65 kB
Formato Adobe PDF
297.65 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1328115
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 13
  • ???jsp.display-item.citation.isi??? 10
social impact