The embedded NOR-type Non Volatile Memory (eNVM) cell is characterized by many figures of merit. Of particular interest are the programming efficiency (PE), defined as the electron gate-to-drain current ratio (Ig/Id) during programming, and the drain disturb current (DDC), defined as the hole gate current Igh during drain disturb (Fig. 1). eNVM gate-length scaling has brought shallower and steeper Source/Drain (S/D) junctions enabling not only higher PE but also increased DDC, the latter yielding to potential reliability issues. Therefore, in the spirit of a compromise in channel/LDD implant conditions is here presented, showing a trade-off between electron and hole injection during programming and drain disturb phases, respectively.

Programming Efficiency and Drain Disturb Trade-Off in Embedded Non Volatile Memories / A., Zaka; Palestri, Pierpaolo; D., Rideau; Iellina, Matteo; E., Dormel; Q., Rafhay; C., Tavernier; H., Jaouen. - (2010), pp. 323-326. (Intervento presentato al convegno 2010 14th International Workshop on Computational Electronics, IWCE 2010 tenutosi a Pisa, ita nel Ottobre) [10.1109/IWCE.2010.5677949].

Programming Efficiency and Drain Disturb Trade-Off in Embedded Non Volatile Memories

PALESTRI, Pierpaolo;
2010

Abstract

The embedded NOR-type Non Volatile Memory (eNVM) cell is characterized by many figures of merit. Of particular interest are the programming efficiency (PE), defined as the electron gate-to-drain current ratio (Ig/Id) during programming, and the drain disturb current (DDC), defined as the hole gate current Igh during drain disturb (Fig. 1). eNVM gate-length scaling has brought shallower and steeper Source/Drain (S/D) junctions enabling not only higher PE but also increased DDC, the latter yielding to potential reliability issues. Therefore, in the spirit of a compromise in channel/LDD implant conditions is here presented, showing a trade-off between electron and hole injection during programming and drain disturb phases, respectively.
2010
2010 14th International Workshop on Computational Electronics, IWCE 2010
Pisa, ita
Ottobre
323
326
A., Zaka; Palestri, Pierpaolo; D., Rideau; Iellina, Matteo; E., Dormel; Q., Rafhay; C., Tavernier; H., Jaouen
Programming Efficiency and Drain Disturb Trade-Off in Embedded Non Volatile Memories / A., Zaka; Palestri, Pierpaolo; D., Rideau; Iellina, Matteo; E., Dormel; Q., Rafhay; C., Tavernier; H., Jaouen. - (2010), pp. 323-326. (Intervento presentato al convegno 2010 14th International Workshop on Computational Electronics, IWCE 2010 tenutosi a Pisa, ita nel Ottobre) [10.1109/IWCE.2010.5677949].
File in questo prodotto:
File Dimensione Formato  
Zaka_IWCE_2010.pdf

Accesso riservato

Dimensione 3.52 MB
Formato Adobe PDF
3.52 MB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1328063
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 0
social impact