Analysis of design methodology with logic cell arrays