In this work we will apply a novel extraction procedure to characterize interfacial states and border traps in InGaAs and Ge MOSFETs. The extraction technique, which will allow profiling the defect distributions in the (E,z) dielectric bandgap, is based on the simultaneous simulation of C-V and G-V characteristic over a wide frequency range. The impact of minority carrier generation mechanisms taking place in the semiconductor will be deeply investigated, as its impact is essential when the technique is applied to direct low-bandgap semiconductors such as InGaAs and Ge. Results will confirm that the minority carrier generation has to carefully consider to avoid overestimating the extracted defect density.

Extraction of interface and border traps in beyond-Si devices by accounting for generation and recombination in the semiconductor / Sereni, G.; Larcher, L.. - 2015-:(2015), pp. 46-51. ((Intervento presentato al convegno IEEE International Integrated Reliability Workshop: Final Report, IIRW 2015 tenutosi a Stanford Sierra Conference Center, usa nel 2015 [10.1109/IIRW.2015.7437065].

Extraction of interface and border traps in beyond-Si devices by accounting for generation and recombination in the semiconductor

Sereni G.;Larcher L.
2015-01-01

Abstract

In this work we will apply a novel extraction procedure to characterize interfacial states and border traps in InGaAs and Ge MOSFETs. The extraction technique, which will allow profiling the defect distributions in the (E,z) dielectric bandgap, is based on the simultaneous simulation of C-V and G-V characteristic over a wide frequency range. The impact of minority carrier generation mechanisms taking place in the semiconductor will be deeply investigated, as its impact is essential when the technique is applied to direct low-bandgap semiconductors such as InGaAs and Ge. Results will confirm that the minority carrier generation has to carefully consider to avoid overestimating the extracted defect density.
2015
IEEE International Integrated Reliability Workshop: Final Report, IIRW 2015
Stanford Sierra Conference Center, usa
2015
2015-
46
51
Sereni, G.; Larcher, L.
Extraction of interface and border traps in beyond-Si devices by accounting for generation and recombination in the semiconductor / Sereni, G.; Larcher, L.. - 2015-:(2015), pp. 46-51. ((Intervento presentato al convegno IEEE International Integrated Reliability Workshop: Final Report, IIRW 2015 tenutosi a Stanford Sierra Conference Center, usa nel 2015 [10.1109/IIRW.2015.7437065].
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1223201
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 1
social impact