With the increasing use of multi-core platforms in safety-related domains, aircraft system integrators and authorities exhibit a concern about the impact of concurrent access to shared-resources in the Worst-Case Execution Time (WCET). This paper highlights the need for accurate memory-centric scheduling mechanisms for guaranteeing prioritized memory accesses to Real-Time safety-related components of the system. We implemented a software technique called cache coloring that demonstrates that isolation at timing and spatial level can be achieved by managing the lines that can be evicted in the cache. In order to show the effectiveness of this technique, the timing properties of a real application are considered as a use case, this application is made of parallel tasks that show different trade-offs between computation and memory loads.

The Key Role of Memory in Next-Generation Embedded Systems for Military Applications / Sañudo, Ignacio; Cortimiglia, Paolo; Miccio, Luca; Solieri, Marco; Burgio, Paolo; Di Biagio, Christian; Felici, Franco; Nuzzo, Giovanni; Bertogna, Marko. - 925:(2020), pp. 275-287. (Intervento presentato al convegno 6th International Conference in Software Engineering for Defence Applications, SEDA 2018 tenutosi a Rome; Italy nel 7 June 2018 through 8 June 2018) [10.1007/978-3-030-14687-0_25].

The Key Role of Memory in Next-Generation Embedded Systems for Military Applications

Sañudo, Ignacio;Miccio, Luca;Solieri, Marco;Burgio, Paolo;Bertogna, Marko
2020

Abstract

With the increasing use of multi-core platforms in safety-related domains, aircraft system integrators and authorities exhibit a concern about the impact of concurrent access to shared-resources in the Worst-Case Execution Time (WCET). This paper highlights the need for accurate memory-centric scheduling mechanisms for guaranteeing prioritized memory accesses to Real-Time safety-related components of the system. We implemented a software technique called cache coloring that demonstrates that isolation at timing and spatial level can be achieved by managing the lines that can be evicted in the cache. In order to show the effectiveness of this technique, the timing properties of a real application are considered as a use case, this application is made of parallel tasks that show different trade-offs between computation and memory loads.
2020
19-mar-2019
6th International Conference in Software Engineering for Defence Applications, SEDA 2018
Rome; Italy
7 June 2018 through 8 June 2018
925
275
287
Sañudo, Ignacio; Cortimiglia, Paolo; Miccio, Luca; Solieri, Marco; Burgio, Paolo; Di Biagio, Christian; Felici, Franco; Nuzzo, Giovanni; Bertogna, Marko
The Key Role of Memory in Next-Generation Embedded Systems for Military Applications / Sañudo, Ignacio; Cortimiglia, Paolo; Miccio, Luca; Solieri, Marco; Burgio, Paolo; Di Biagio, Christian; Felici, Franco; Nuzzo, Giovanni; Bertogna, Marko. - 925:(2020), pp. 275-287. (Intervento presentato al convegno 6th International Conference in Software Engineering for Defence Applications, SEDA 2018 tenutosi a Rome; Italy nel 7 June 2018 through 8 June 2018) [10.1007/978-3-030-14687-0_25].
File in questo prodotto:
File Dimensione Formato  
key-role-memory.pdf

Open access

Tipologia: Versione originale dell'autore proposta per la pubblicazione
Dimensione 1.34 MB
Formato Adobe PDF
1.34 MB Adobe PDF Visualizza/Apri
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1199506
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? ND
social impact