Bus access design for combined worst and average case execution time optimization of predictable real-time applications on multiprocessor systems-on-chip