Optimization techniques for improving the average-case execution time of an application, for which predictability with respect to time is not required, have been investigated for a long time in many different contexts. However, this has traditionally been done without paying attention to the worst-case execution time. For predictable real-time applications, on the other hand, the focus has been solely on worst-case execution time optimization, ignoring how this affects the execution time in the average case. In this paper, we show that having a good average-case delay can be important also for real-time applications for which predictability is required. Furthermore, for real-time applications running on multiprocessor systems-on-chip, we present a technique for optimizing the average case and the worst case simultaneously, allowing for a good average-case execution time while still keeping the worst case as small as possible.
Bus access design for combined worst and average case execution time optimization of predictable real-time applications on multiprocessor systems-on-chip / Rosen, J.; Neikter, C. -F.; Eles, P.; Peng, Z.; Burgio, P.; Benini, L.. - (2011), pp. 291-301. ((Intervento presentato al convegno 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011 tenutosi a Chicago, IL, usa nel 2011 [10.1109/RTAS.2011.35].
Data di pubblicazione: | 2011 | |
Titolo: | Bus access design for combined worst and average case execution time optimization of predictable real-time applications on multiprocessor systems-on-chip | |
Autore/i: | Rosen, J.; Neikter, C. -F.; Eles, P.; Peng, Z.; Burgio, P.; Benini, L. | |
Autore/i UNIMORE: | ||
Digital Object Identifier (DOI): | http://dx.doi.org/10.1109/RTAS.2011.35 | |
Codice identificativo Scopus: | 2-s2.0-79957597853 | |
Codice identificativo ISI: | WOS:000299168100027 | |
Nome del convegno: | 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011 | |
Luogo del convegno: | Chicago, IL, usa | |
Data del convegno: | 2011 | |
Pagina iniziale: | 291 | |
Pagina finale: | 301 | |
Citazione: | Bus access design for combined worst and average case execution time optimization of predictable real-time applications on multiprocessor systems-on-chip / Rosen, J.; Neikter, C. -F.; Eles, P.; Peng, Z.; Burgio, P.; Benini, L.. - (2011), pp. 291-301. ((Intervento presentato al convegno 17th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2011 tenutosi a Chicago, IL, usa nel 2011 [10.1109/RTAS.2011.35]. | |
Tipologia | Relazione in Atti di Convegno |
File in questo prodotto:
File | Descrizione | Tipologia | |
---|---|---|---|
rosen_RTAS11.pdf | Post-print dell'autore (bozza post referaggio) | Open Access Visualizza/Apri |
Pubblicazioni consigliate

I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris