(19) World Intellectual Property **Organization**

International Bureau

(43) International Publication Date 17 March 2005 (17.03.2005)



PCT

H01L

(10) International Publication Number WO 2005/024909 A2

(51) International Patent Classification⁷:

(21) International Application Number:

PCT/US2004/029324

(22) International Filing Date:

9 September 2004 (09.09.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 60/501.557

9 September 2003 (09.09.2003) US

- (71) Applicants (for all designated States except US): THE REGENTS OF THE UNIVERSITY OF CALIFORNIA [US/US]; 1111 Franklin Street, 12th Floor, Oakland, CA 94607 (US). CREE, INC. [US/US]; 4600 Silicon Dr., Durham, NC 27703 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CHINI, Alessandro [IT/IT]; Via Giardini 76/1, I-41100, Modena (IT). MISHRA, Umesh, K. [US/US]; 1435 Sycamore Canyon Road, Santa Barbara, CA 93108 (US). PARIKH, Primit [IN/US]; 6832 Shadowbrook Drive, Goleta, CA 93117 (US). WU, Yifeng [CN/US]; 528 Fireside Lane, Goleta, CA 93117 (US).
- (74) Agent: GATES, George, H.; Gates & Cooper LLP, 6701 Center Drive West, Suite 1050, Los Angeles, CA 90045 (US).

- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:


of inventorship (Rule 4.17(iv)) for US only

Published:

without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES



(57) Abstract: A process for fabricating single or multiple gate field plates using consecutive steps of dielectric material deposition/growth, dielectric material etch and metal evaporation on the surface of a field effect transistors. This fabrication process permits a tight control on the field plate operation since dielectric material deposition/growth is typically a well controllable process. Moreover, the dielectric material deposited on the device surface does not need to be removed from the device intrinsic regions: this essentially enables the realization of field-plated devices without the need of low-damage dielectric material dry/wet etches. Using multiple gate field plates also reduces gate resistance by multiple connections, thus improving performances of large periphery and/or sub-micron gate devices.

FABRICATION OF SINGLE OR MULTIPLE GATE FIELD PLATES

CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit under 35 U.S.C. §119(e) of the following co-pending and commonly-assigned United States Provisional Patent Application:

Serial No. 60/501,557, entitled "FABRICATION OF SINGLE OR

MULTIPLE GATE FIELD PLATES," filed on September 9, 2003, by Alessandro Chini, Umesh K. Mishra, Primit Parikh, and Yifeng Wu, attorneys docket number 30794.105-US-P1;

which application is incorporated by reference herein.

STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH AND DEVELOPMENT

This invention was made with Government support under Grant No. N00014-01-1-0764 awarded by the ONR MURI program and Grant No. F49620-99-1-0296 awarded by the AFOSR MURI program. The Government has certain rights in this invention.

BACKGROUND OF THE INVENTION

1. Field of the Invention.

10

15

25

This invention relates to semiconductor devices, and more particularly, to the fabrication of single or multiple gate field plates.

2. Description of the Related Art.

(Note: This application references to various publications as indicated in the specification by reference numbers enclosed in brackets, e.g., [x]. A list of these publications ordered according to these reference numbers can be found below in the section entitled "References." Each of these publications is incorporated by reference herein.)

In a semiconductor-based field effect transistor (FET), a large electric field arises during normal operation in the gate-drain access region. Field plating is a well-known technique for improving device performance under high electric field operation as well as alleviating surface traps phenomena [1], [2]. For example, field plating has been an effective and well-known technique in order to alleviate all the detrimental effects (breakdown voltages, trapping effects, reliability) that take places in devices operating at high electric field.

The basic concept of field plating relies on the vertical depletion of the device active region, thus enabling larger extensions of the horizontal depletion region. This results in a lower electric field in the device active region for a given bias voltage, alleviating all the detrimental effects (low breakdown, trapping phenomena, poor reliability) that take place whenever a device is operated at a high electric field. Moreover, a field plate positioned in the gate drain access region has also the capability of modulating the device active region, resulting in a decrease of surface traps effects that prevent proper device operation under large radio frequency (RF) signals

What is needed, however, are improved methods of fabricating single or multiple gate field plates as well as improved structures incorporating single or multiple gate field plates.

20

25

15

10

SUMMARY OF THE INVENTION

Embodiments of the present invention provide improved methods of fabricating single and multiple gate field plates. A fabrication process according to the invention uses consecutive steps of dielectric material deposition or growth, dielectric material etch and metal evaporation on the surface of field effect transistors. The advantages of the fabrication process include tight control of the dielectric material thickness, and the absence of any exposure of the surface of the device active region to any dry or wet etch process that may induce damage in the semiconductor material forming the field effect transistor. Moreover, the dielectric material deposited

on the device surface does not need to be removed from the device intrinsic regions, which enables the realization of field-plated devices without damage caused by the dry or wet etch processes. Using multiple gate field plates reduces gate resistance through the use of multiple connections, thus improving performances of large periphery and/or sub-micron gate devices. Finally, by properly adjusting the thickness of the dielectric material, parallel gate contacts can be deposited on top of the dielectric material, in order to significantly reduce gate resistance by electrically connecting the parallel gate contacts on device extrinsic regions.

5

10

25

BRIEF DESCRIPTION OF THE DRAWINGS

Referring now to the drawings in which like reference numbers represent corresponding parts throughout:

- FIG. 1A is a cross-sectional and FIG. 1B is a top view of a field effect transistor (FET);
- FIG. 2A is a device cross-section and FIG. 2B is a device top view illustrating dielectric material deposition/growth;
 - FIG. 3A is a device cross-section and FIG. 3B is a device top view illustrating dielectric material being removed from device extrinsic regions;
- FIG. 4A is a device cross-section and FIG. 4B is a device top view illustrating evaporation of gate field plate;
 - FIG. 5A is a device cross-section and FIG. 5B is a device top view illustrating an example of multiple field plate structure;
 - FIG. 6 is a graph of simulation of f_{max} dependence vs. gate finger width;
 - FIG. 7A is a device cross-section, FIG. 7B is a device top view and FIG. 7C is a device cross-section illustrating a multiple field plate device for reduced gate resistance;
 - FIG. 8 is a schematic cross-section of a unit cell of a nitride-based HEMT (High Electron Mobility Transistor) device;

FIG. 9 is a schematic cross-section of a unit cell of a nitride-based HEMT device having a different configuration from the device illustrated in FIG. 8; and FIG. 10 is a graph that illustrates the effect of field plate distance on device performance.

5

10

15

20

25

DETAILED DESCRIPTION OF THE INVENTION

In the following description of the preferred embodiment, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration a specific embodiment in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from the scope of the present invention.

Overview

The present invention describes a simple fabrication process for the realization of single or multiple gate field plate structures for field effect transistors (FETs). The present invention uses simple and typically well-controlled consecutive processing steps of dielectric material deposition or growth, dielectric material etch and metal evaporation.

Fabrication Process

FIGS. 1A, 1B, 2A, 2B, 3A, 3C, 4A, and 4B illustrate the steps of one possible realization of the fabrication process according an embodiment of the invention, wherein the fabrication process comprises a method of fabricating gate field plates.

FIG. 1A is a cross-sectional and FIG. 1B is a top view of a field effect transistor (FET) 10 that includes source and drain ohmic contacts 12 and 14, a gate contact 16 and an active region 18. The steps of the fabrication process are applied on the field effect transistor 10 or other device. The method generally comprises performing consecutive steps of dielectric material deposition or growth, dielectric material etch and metal evaporation to create one or more field plates on a surface of

5

10

15

20

25

the device, wherein the steps permit a tight control on field plate operation and wherein the dielectric material deposited on the surface does not need to be removed from the active region 18, thereby enabling realization of a field-plated device without using a low-damage dielectric material dry or wet etch process. The performing step further comprises the steps of: (1) depositing or growing the dielectric material on the intrinsic and extrinsic regions of the device, wherein the dielectric material thickness is controlled in order to achieve proper operation of the device; (2) patterning the dielectric material by the dry or wet etch process or by a lift-off process, so that the dielectric material remains principally on an active region of the device; and (3) evaporating a field plate on the patterned dielectric material, wherein gate and field plate contacts are electrically shorted at least at one side of the extrinsic region, providing a low resistance connection therebetween. These steps are described in more detail below in conjunction with FIGS. 2A, 2B, 3A, 3B, 4A and 4B.

FIG. 2A is a device cross-section and FIG. 2B is a device top view illustrating the first step of the fabrication process, which comprises depositing or growing the dielectric material 20 on intrinsic and extrinsic regions of the device 10. The dielectric material 20 thickness is the critical parameter to be controlled in order to achieve proper operation of the finished device 10. However, this is usually a well controlled process in most deposition/growth techniques, e.g., PECVD (Plasma Enhanced Chemical Vapor Deposition). Typical materials are silicon nitrides and oxides, but others can be used, as long as they can be patterned by dry or wet etching or by lift-off.

FIG. 3A is a device cross-section and FIG. 3B is a device top view illustrating the second step of the fabrication process, which comprises patterning the dielectric material 20, by etch or removal from device extrinsic regions 22, so that the dielectric material 20 remains principally on an active region 18 of the device 10. In the case where the pattern is formed by etching, it should be stressed that the device 10 surface will be protected during this step, preventing any exposure of the surface of the active region 18 to any dry or wet etch process that may induce damage in the

5

10

15

20

25

semiconductor material forming the device. After this step, ohmic contacts 12, 14 are electrically accessible, as well as the gate portion 16 that resides in the device extrinsic region 22.

FIG. 4A is a device cross-section and FIG. 4B is a device top view illustrating the third step of the fabrication process, which comprises creating a field plate 24 on the patterned dielectric material 20, wherein gate 16 and field plate 24 contacts are electrically shorted at least at one side of the extrinsic region, providing a low resistance connection therebetween. Preferably, metal evaporation is used to form the field plate 24, wherein the field plate 24 comprised of a metal stripe or contact. The field plate 24 is positioned in a gate 16 drain access region, thereby providing a capability of modulating the active region 18, resulting in a decrease of surface traps effect that prevent proper device operation under large RF signals. The field plate 24 is connected to both sides of the device intrinsic region, and the gate 16 and field plate 24 are electrically shorted at least at one side of the extrinsic region 22, providing a low resistance connection between the two metal lines thereof. The offset and length of the field plate 24 are optimized with respect to the targeted device performance, i.e., breakdown voltage, RF performance, etc.

If a multiple field plate structure is required, the three steps of dielectric material deposition/growth, dielectric material etch and metal evaporation described in FIGS. 2A, 2B, 3A, 3B, 4A and 4B can be repeated.

FIG. 5A is a device cross-section and FIG. 5B is a device top view illustrating an example of creating multiple connections using multiple gate field plates in order to reduce gate resistance, thereby improving the performance of a large periphery device and/or sub-micron gate device. This example is a two field plate structure, which includes another layer of dielectric material 26 and another field plate 28 comprised of a metal stripe or contact. Dielectric material 26 thickness, field plate 28 length and offset with respect to the gate 16 and other field plates 24, and the number of field plates 24, 28 introduced, comprise fabrication process parameters. Using

multiple field plates 24, 28 allows more freedom in device 10 design, and has a significant impact in the realization of high voltage devices 10.

5

10

15

20

25

Another advantage of the present invention is the possibility of alleviating the decrease in RF performance induced by gate resistance in a large periphery device. Typically, the frequency of maximum oscillation (f_{max}) decreases at the increasing of the gate finger width due to the increase in gate resistance.

FIG. 6 is a graph of simulation of f_{max} dependence vs. gate finger width. As indicated in the graph, the introduction of a field plate structure shorted on both ends of the active region can improve f_{max} performances of devices with large finger width. Using a field plate with a resistance Rf equivalent to the gate resistance Rg and connected to both sides of the active region significantly improves f_{max} performance. Further improvement can be achieved by lowering field plate resistance. It should be stressed that this decrease will be observed only if the parasitic capacitances added by the field plate structure are negligible compared to those of the intrinsic device. This can be achieved by proper choice of dielectric material and its thickness, and has to be considered as an optimization process.

Multiple connections between the gate and field plate also results in a significant decrease in the gate resistance. In order to achieve this multiple connection without severely degrading RF operation, a small portion of the active region is etched prior to gate deposition to create the multiple connections between the gate and the field plates without degrading the device's RF operation.

In this region, the gate and field plates can be connected without introducing any additional parasitic capacitance to the device. Again, device performance improves only if the introduced parasitic capacitance is small as compared to those of the intrinsic device. Furthermore, the spacing between individual active regions is used to engineer the thermal impedance of the device more effectively than a device with a conventional topology.

Critical parameters are the choice of dielectric material, the thickness of the dielectric material, and the length of the field plates. These critical parameters have to be considered as optimization steps of the proposed fabrication process.

Using this method allows the fabrication of large periphery devices with a reduced number of air bridges. Moreover, the fabrication of sub-micron devices can take advantage of the present invention. Typically, sub-micron gates are fabricated using a T-shape process, since the T-shape reduces gate resistance as compared to a standard gate shape. Low gate resistance can be achieved even with sub-micron gates by creating the multiple connections without a T-shape process.

5

10

15

20

25

In addition, a parallel gate contact can be deposited on top of the dielectric material by properly adjusting the material dielectric thickness, in order to significantly reduce gate resistance by creating multiple connections using the parallel field plates on the device extrinsic regions. The low resistance path is provided by the parallel field plates, through a proper choice of the width at which the connection between the gate and field plates occurs.

FIG. 7A is a device cross-section, FIG. 7B is a device top view and FIG. 7C is a device cross-section illustrating examples of multiple field plate structures for reduced gate resistance. Moreover, having a field plate covering the gate source access region, such as shown in FIGS. 7A, 7B and 7C, is also used for of modulating source access resistance for improving device linearity performance.

Gallium Nitride-Based High Electron Mobility Transistor with Field Plates
GaN based transistors including AlGaN/GaN High Electron Mobility
Transistors (HEMTs) are capable of very high voltage and high power operation at
RF, microwave and millimeter-wave frequencies. However, electron trapping and the
ensuing difference between DC and RF characteristics has limited the performance of
these devices. SiN passivation has been successfully employed to alleviate this
trapping problem, resulting in high performance devices with power densities over 10
W/mm at 10 GHz. For example, [3] discloses methods and structures for reducing the

trapping effect in GaN transistors. However, due to the high electric fields existing in these structures, charge trapping is still an issue.

The present invention has been successfully utilized for improving the performance of AlGaN/GaN HEMT power devices. At 4 GHz operation, power densities of 12W/mm and 18.8W/mm have been achieved for devices on sapphire and silicon carbide substrate, respectively. Due to the simplicity of the processing step involved in the field plate fabrication, the present invention can be used in the development of A1GaN/GaN HEMTs technology and other semiconductor devices. Using properly designed multiple field plates greatly improves both breakdown and large RF signal performance in such devices.

5

10

15

20

25

A GaN-based HEMT includes a channel layer and a barrier layer on the channel layer. Metal source and drain ohmic contacts are formed in contact with the barrier layer. A gate contact is formed on the barrier layer between the source and drain contacts and a spacer layer is formed above the barrier layer. The spacer layer may be formed before or after formation of the gate contact. The spacer layer may comprise a dielectric layer, a layer of undoped or depleted Al_xGa_{1-x}N (0<=x<=1) material, or a combination thereof. A conductive field plate is formed above the spacer layer and extends a distance Lf (field plate distance) from the edge of the gate contact towards the drain contact. The field plate may be electrically connected to the gate contact. In some embodiments, the field plate is formed during the same deposition step as an extension of the gate contact. In other embodiments, the field plate and gate contact are formed during separate deposition steps. This arrangement may reduce the peak electric field in the device resulting in increased breakdown voltage and reduced trapping. The reduction of the electric field may also yield other benefits such as reduced leakage currents and enhanced reliability.

An embodiment of the invention is illustrated in FIG. 8, which is a schematic cross-section of a unit cell 30 of a nitride-based HEMT device. Specifically, the device 30 includes a substrate 32, which may comprise silicon carbide, sapphire, spinel, ZnO, silicon or any other material capable of supporting growth of Group III-

nitride materials. An Al_zGa_{1-z}N (0<=z<=1) nucleation layer 34 is grown on the substrate 32 via an epitaxial crystal growth method, such as MOCVD (Metalorganic Chemical Vapor Deposition), HVPE (Hydride Vapor Phase Epitaxy) or MBE (Molecular Beam Epitaxy). The formation of nucleation layer 34 may depend on the material of substrate 32. For example, methods of forming nucleation layer 34 on various substrates are taught in [4] and [5]. Methods of forming nucleation layers on silicon carbide substrates are disclosed in [6], [7] and [8].

5

10

15

20

25

A high resistivity Group III-nitride channel layer 36 is formed on the nucleation layer 34. Channel layer 36 may comprise $Al_xGa_yIn_{(1-x-y)}N$ (0<=x<=1, 0<=y<=1, x+y<=1). Next, an $Al_xGa_{1-x}N$ (0<=x<=1) barrier layer 38 is formed on the channel layer 36. Each of the channel layer 36 and barrier layer 38 may comprise sub-layers that may comprise doped or undoped layers of Group III-nitride materials. Exemplary structures are illustrated in [3], [9], [10], [11] and [12]. Other nitride-based HEMT structures are illustrated in [13] and [14].

In the embodiment illustrated in FIG. 8, a Group III-nitride semiconductor spacer layer 40 is grown on the Al_xGa_{1-x}N barrier layer 28. Spacer layer 40 may have a uniform or graded composition. Spacer layer 40 may be undoped and/or may be designed to be fully depleted as grown.

Source 42 and drain 44 electrodes are formed making ohmic contacts through the barrier layer 38 such that an electric current flows between the source and drain electrodes 42, 44 via a two-dimensional electron gas (2DEG) induced at the heterointerface between the channel layer 36 and barrier layer 38 when a gate electrode 46 is biased at an appropriate level. The formation of source and drain electrodes 42, 44 is described in detail in the patents and publications referenced above.

The spacer layer 40 may be etched and the gate electrode 46 deposited such that the bottom of the gate electrode 46 is on the surface of barrier layer 38. The metal forming the gate electrode 46 may be patterned to extend across spacer layer 40 so that the top of the gate 46 forms a field plate structure 48 extending a distance Lf

away from the edge of gate 46 towards drain 44. Stated differently, the part of the gate 46 metal resting on the spacer layer 40 forms an epitaxial field plate 48. Finally, the structure is covered with a dielectric passivation layer 50 such as silicon nitride. Methods of forming the dielectric passivation 50 are described in detail in the patents and publications referenced above.

5

10

15

20

25

Other embodiments of the invention are illustrated in FIG. 9, which is a schematic cross-section of a unit cell 30 of a nitride-based HEMT device having a different configuration from the device illustrated in FIG. 8. The substrate 32, nucleation layer 34, channel layer 36 and barrier layer 38 in the device 30 illustrated in FIG. 9 are similar to the corresponding layers illustrated in FIG. 8. In some embodiments, the substrate 32 comprises semi-insulating 4H-SiC commercially available from Cree, Inc. of Durham, N.C., the nucleation layer 34 is formed of AlN, and the channel layer 36 comprises a 2 μ m thick layer of GaN:Fe, while barrier layer 38 comprises 0.8 nm of AlN and 22.5 nm of Al_xGa_{1-x}N, wherein x = 0.195, as measured by PL (photoluminescence).

The gate electrode 46 is formed after formation of barrier layer 38 and passivation layer 50 is deposited on the device. A field plate 48 is then formed on the passivation layer 50 overlapping the gate 46 and extending a distance Lf in the gate-drain region. In the embodiment illustrated in FIG. 9, passivation layer 50 serves as a spacer layer for the field plate 48. The overlap of the field plate 48 above the gate 46 and the amount of extension in the gate-drain region may be varied for optimum results. Field plate 48 and gate 46 may be electrically connected with a via or other connection (not shown).

In some embodiments, the field plate 48 may extend a distance Lf of 0.2 to 1 μm . In some embodiments, the field plate 48 may extend a distance Lf of 0.5 to 0.9 μm . In preferred embodiments, the field plate 48 may extend a distance Lf of 0.7 μm .

A GaN-based HEMT structure in accordance with the embodiment of FIG. 9 was constructed and tested. The device achieved a power density of 32 W/mm with 55% Power Added Efficiency (PAE) operating at 120 V and 4GHz.

The effect of field plate distance (Lf) on device performance was tested. Devices were fabricated generally in accordance with the embodiment of FIG. 9 except that the field plate length Lf was varied from a distance of 0 to 0.9 μ m. The PAE of the resulting devices was then measured. As illustrated in FIG. 10, the PAE showed improvement once the field plate length was extended to 0.5 μ m, with an optimum length of about 0.7 μ m. However, the optimum length may depend on the specific device design as well as operating voltage and frequency.

References

5

- The following references are incorporated by reference herein:
 - [1] K Asano et al. "Novel High Power AlGaAs/GaAs HFET with a Field-Modulating Plate Operated at 35V Drain Voltage," IEDM Conference, 1998, pp. 59-62.
- [2] Y. Ando et al. "10-W/mm AlGaN-GaN HFET With a Field Modulating 15 Plate," IEEE Electron Device Letters, Vol. 24, No. 5, May 2003, pp. 289-291.
 - [3] U.S. Patent No. 6,586,781, issued July 1, 2003, to Wu, et al., entitled "Group III nitride based FETs and HEMTs with reduced trapping and method for producing the same."
- [4] U.S. Patent No. 5,290,393, issued March 1, 1994, to Nakamura, entitled "Crystal growth method for gallium nitride-based compound semiconductor."
 - [5] U.S. Patent No. 5,686,738, issued November 11, 1997, to Moustakas, entitled "Highly insulating monocrystalline gallium nitride thin films."
 - [6] U.S. Patent No. 5,393,993, issued February 28, 1995, to Edmond, et al., entitled "Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices."
 - [7] U.S. Patent No. 5,523,589, issued June 4, 1996, to Edmond, et al., entitled "Vertical geometry light emitting diode with group III nitride active layer and extended lifetime."

[8] U.S. Patent No. 5,739,554, issued April 14, 1998, to Edmond, et al., entitled "Double heterojunction light emitting diode with gallium nitride active layer."

- [9] U.S. Patent No. 6,316,793, issued November 13, 2001, to Sheppard, et al., entitled "Nitride based transistors on semi-insulating silicon carbide substrates."
- [10] U.S. Patent No. 6,548,333, issued April 15, 2003, to Smith, entitled "Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment."

5

10

- [11] U.S. Patent Application Publication No. 2002/0167023, published November 14, 2002, by Chavarkar, Prashant; et al., entitled "Group-III nitride based high electron mobility transistor (HEMT) with barrier/spacer layer."
- [12] U.S. Patent Application Publication No. 2003/0020092, published January 30, 2003, by Parikh, Primit, et al., entitled "Insulating gate AlGaN/GaN HEMT."
- [13] U.S. Patent No. 5,192,987, issued March 9, 1993, to Khan, et al., entitled "High electron mobility transistor with GaN/Al_xGa_{1-x}N heterojunctions."
 - [14] U.S. Patent No. 5,296,395, issued March 22, 1994, to Khan, et al., entitled "Method of making a high electron mobility transistor."
 - [15] Y.-F. Wu, A. Saxler, M. Moore, R.P. Smith, S. Sheppard, P.M. Chavarkar, T. Wisleder, U.K. Mishra, P. Parikh, "30 W/mm GaN HEMTs by field plate optimization", IEEE EDL, Vol. 25, No.3, pp. 117-119, March 2004.
 - [16] S. Karmalkar, U.K. Mishra, Very high voltage AlGaN-GaN HEMT using a field plate deposited on a stepped insulator, Solid State Electronics, 45 (2001) 1645-1652.

Conclusion

This concludes the description of the preferred embodiment of the present invention. The foregoing description of one or more embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto.

WHAT IS CLAIMED IS:

A method of fabricating one or more gate field plates, comprising:
 performing consecutive steps of dielectric material deposition or growth,
 dielectric material etch and metal evaporation to create one or more field plates on a
 surface of a device, wherein the dielectric material deposited on the surface does not
 need to be removed from an active region, thereby enabling realization of a field plated device without using a low-damage dry or wet etch process.

- 2. The method of claim 1, wherein the steps permit a tight control on field plate operation.
 - 3. The method of claim 1, further comprising creating multiple connections using multiple gate field plates in order to reduce gate resistance.
- The method of claim 1, wherein the field plate is positioned in a gate drain access region, thereby providing a capability of modulating the active region, resulting in a decrease of surface traps effect that prevent proper device operation under large radio frequency (RF) signals.
- 5. The method of claim 1, further comprising preventing any exposure of the surface of the active region to the dry or wet etch process that may induce damage in the device.
- 6. The method of claim 1, further comprising depositing a parallel gate contact on top of the dielectric material by properly adjusting the dielectric material thickness, in order to significantly reduce gate resistance by electrically connecting at least two parallel gates on extrinsic regions.

7. The method of claim 1, wherein the device is a field effect transistor that includes source and drain ohmic contacts, a gate contact and an active region.

- 8. The method of claim 1, wherein the performing step further comprises:
- (1) depositing or growing the dielectric material on intrinsic and extrinsic regions of the device;

5

15

- (2) patterning the dielectric material, so that the dielectric material remains principally on an active region of the device; and
- (3) creating a field plate on the patterned dielectric material, wherein gate and field plate contacts are electrically shorted at least at one side of the extrinsic region, providing a low resistance connection therebetween.
 - 9. The method of claim 8, wherein the dielectric material thickness is controlled in order to achieve proper operation of the device.

10. The method of claim 8, wherein the patterning step (3) comprises patterning the dielectric material by a dry or wet etch process or by a lift-off process.

- 11. The method of claim 8, wherein the creating step (3) comprises evaporating a field plate on the patterned dielectric material.
 - 12. The method of claim 8, wherein steps (1)-(3) are repeated to create a plurality of the field plates.
- 25 13. The method of claim 8, wherein the field plate has a resistance Rf that is equivalent to a gate resistance Rg.
 - 14. The method of claim 8, wherein the field plate is connected to both sides of the device intrinsic region.

15. The method of claim 8, further comprising creating multiple connections between the gate and the field plate to decrease gate resistance.

- 5 16. The method of claim 15, wherein the creating step comprises etching a small portion of the active region prior to deposition of the gate to create multiple connections between the gate and the field plate.
- 17. The method of claim 15, further comprising spacing between the active regions to engineer a thermal impedance of the device.
 - 18. The method of claim 15, wherein the device comprises a large periphery device with a reduced number of air bridges.
- 15 19. The method of claim 15, wherein the creating step comprises the step of creating the multiple connections without a T-shape process in order to lower gate resistance.
- 20. The method of claim 15, wherein the creating step comprises the step of creating the multiple connections using parallel field plates.
 - 21. The method of claim 20, wherein the creating step comprises the step of creating the field plate covering the gate source access region in order to modulate source access resistance for improving device linearity performance.

22. A device fabricated using the method of claim 1.

23. A method of fabricating gate field plates, comprising:

- (a) depositing or growing the dielectric material on intrinsic and extrinsic regions of the device;
- (b) patterning the dielectric material, so that the dielectric material remains
 principally on an active region of the device; and
 - (c) creating a field plate on the patterned dielectric material, wherein gate and field plate contacts are electrically shorted at least at one side of the extrinsic region, providing a low resistance connection therebetween.
- The method of claim 23, wherein the dielectric material thickness is controlled in order to achieve proper operation of the device.
 - 25. The method of claim 23, wherein the patterning step (b) comprises patterning the dielectric material by a dry or wet etch process or by a lift-off process.
 - 26. The method of claim 23, wherein the creating step (c) comprises evaporating a field plate on the patterned dielectric material.
- 27. The method of claim 23, wherein steps (a)-(b) are repeated to create a plurality of the field plates.
 - 28. A high electron mobility transistor (HEMT), comprising:
 - a substrate;

- a nucleation layer grown on the substrate;
- a channel layer formed on the nucleation layer;
 - a barrier layer formed on the channel layer;
 - a semiconductor spacer layer grown on the barrier layer; and
 - source and drain electrodes formed making ohmic contacts through the barrier layer such that an electric current flows between the source and drain electrodes when

a gate electrode is biased at an appropriate level;

10

15

25

wherein the spacer layer is etched and the gate electrode is deposited such that at least a portion of the gate electrode is on a surface of barrier layer, and

wherein a portion of the gate electrode is patterned to extend across the spacer

layer so that the gate electrode forms a field plate extending a distance away from the
gate electrode towards the drain electrode.

- 29. The HEMT of claim 28, wherein the electric current flows between the source and drain electrodes via a two-dimensional electron gas (2DEG) induced at a heterointerface between the channel layer and barrier layer when the gate electrode is biased at the appropriate level.
 - 30. The HEMT of claim 28, wherein a portion of the gate electrode on the spacer layer forms an epitaxial field plate.

31. The HEMT of claim 28, further comprising a dielectric passivation layer covering the spacer layer.

- 32. The HEMT of claim 28, wherein the spacer layer comprises a dielectric layer, a layer of undoped or depleted Al_xGa_{1-x}N (0<=x<=1) material, or a combination thereof.
 - 33. The HEMT of claim 28, wherein the field plate is formed above the spacer layer and extends a distance Lf (field plate distance) from the edge of the gate electrode towards the drain electrode.
 - 34. The HEMT of claim 28, wherein the field plate is electrically connected to the gate electrode.

35. The HEMT of claim 28, wherein the field plate is formed during the same deposition step as an extension of the gate electrode.

- 36. The HEMT of claim 28, wherein the field plate and gate electrode areformed during separate deposition steps.
 - 37. The HEMT of claim 28, wherein the substrate comprises silicon carbide, sapphire, spinel, zinc oxide, silicon or any other material capable of supporting growth of Group III-nitride materials.

38. The HEMT of claim 28, wherein the nucleation layer is an $Al_zGa_{1-z}N$ (0<=z<=1) nucleation layer.

10

20

25

- 15 39. The HEMT of claim 28, wherein the nucleation layer is an AlN nucleation layer.
 - 40. The HEMT of claim 28, wherein the channel layer is a high resistivity Group III-nitride channel layer.

41. The HEMT of claim 28, wherein the channel layer comprises $Al_xGa_vIn_{(1-x-v)}N$ (0<=x<=1, 0<=y<=1, x+y<=1).

- 42. The HEMT of claim 28, wherein the channel layer comprises GaN:Fe.
- 43. The HEMT of claim 28, wherein the barrier layer comprises $Al_xGa_{1-x}N$ (0<=x<=1).

44. The HEMT of claim 28, wherein the barrier layer comprises AlN and AlGaN.

- 45. The HEMT of claim 28, wherein each of the channel layer and barrier layer comprise sub-layers that are doped or undoped layers of Group III-nitride materials.
 - 46. The HEMT of claim 28, wherein the spacer layer is a Group III-nitride semiconductor spacer layer is grown on an $Al_xGa_{1-x}N$ barrier layer.
- 47. The HEMT of claim 28, wherein the spacer layer has a uniform composition.

- 48. The HEMT of claim 28, wherein the spacer layer has a graded composition.
 - 49. The HEMT of claim 28, wherein the spacer layer is undoped.
- 50. The HEMT of claim 28, wherein the spacer layer is fully depleted as 20 grown.
- 51. The HEMT of claim 28, wherein the gate electrode is formed after formation of the barrier layer and passivation layer is deposited on the device, wherein the field plate is then formed on the passivation layer overlapping the gate
 25 and extending a distance Lf in the gate-drain region, and the passivation layer serves as a spacer layer for the field plate.







FIG. 3A

FIG. 3B


2/4








4/4





36

34 32 FIG. 9