Many MPSoC applications are loop-intensive and amenable to automatic parallelization with suitable compiler support. One of the key components of any compiler-parallelized code is barrier instructions which are used to perform global synchronization across parallel processors. This scenario calls for a lightweight synchronization infrastructure. In this work we describe a lightweight barrier support library for a non-cache-coherent MPSoC architecture. The library is coupled with a parallelizing compiler front-end to set up a complete automated flow which, starting from a sequential code, produces the parallelized binary code that can be directly executed onto an MPSoC target (a multi-core non-cache-coherent ARM7 platform). This tool-flow has been characterized in terms of system performance and energy.

Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms / Marongiu, A.; Benini, L.; Kandemir, M.. - (2007), pp. 145-149. (Intervento presentato al convegno CASES'07: 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems tenutosi a Salzburg, Austria nel 2007) [10.1145/1289881.1289908].

Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms

A. MARONGIU;
2007

Abstract

Many MPSoC applications are loop-intensive and amenable to automatic parallelization with suitable compiler support. One of the key components of any compiler-parallelized code is barrier instructions which are used to perform global synchronization across parallel processors. This scenario calls for a lightweight synchronization infrastructure. In this work we describe a lightweight barrier support library for a non-cache-coherent MPSoC architecture. The library is coupled with a parallelizing compiler front-end to set up a complete automated flow which, starting from a sequential code, produces the parallelized binary code that can be directly executed onto an MPSoC target (a multi-core non-cache-coherent ARM7 platform). This tool-flow has been characterized in terms of system performance and energy.
2007
CASES'07: 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems
Salzburg, Austria
2007
145
149
Marongiu, A.; Benini, L.; Kandemir, M.
Lightweight barrier-based parallelization support for non-cache-coherent MPSoC platforms / Marongiu, A.; Benini, L.; Kandemir, M.. - (2007), pp. 145-149. (Intervento presentato al convegno CASES'07: 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems tenutosi a Salzburg, Austria nel 2007) [10.1145/1289881.1289908].
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

Licenza Creative Commons
I metadati presenti in IRIS UNIMORE sono rilasciati con licenza Creative Commons CC0 1.0 Universal, mentre i file delle pubblicazioni sono rilasciati con licenza Attribuzione 4.0 Internazionale (CC BY 4.0), salvo diversa indicazione.
In caso di violazione di copyright, contattare Supporto Iris

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11380/1171877
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 9
  • ???jsp.display-item.citation.isi??? ND
social impact